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CHAPTER 1.INTRODUCTION
As the feature size of devices on ICs is reduced further into the submicron regime, the level
of integration has increased to a new limit. More complex systems can now be easily
integrated on a single chip. Very often, many systems such as communication systems
require both analog and digital circuitry in the same semiconductor substrate. The analog
part is used to interface with the external world and the digital part is used to perform digital
data or signal processing. Separation of analog functions (such as filtering, amplification,
sample-and-hold and precise scaling of voltages and currents for data conversion) from
digital circuitry onto different IC's is undesirable because the performance will be degraded
due to additional interconnections, and both the packing cost and the space requirements
will be increased. Therefore, it is desirable to incorporate mixed analog and digital
functions on a single chip.
In the past decade, analog sampled-data signal processing has been dominated by the
Switched-Capacitor (SC) technique [1] which utilizes three elements: MOS switches, linear
floating capacitors and voltage operational amplifiers. The SC technique plays an important
role in mixed-mode applications since all the components of SC circuits can be fabricated
by CMOS technology. But, it requires a linear floating capacitor which means additional
fabrication steps. Hence, it is not completely compatible to the standard digital CMOS
process for VLSI.
For economic reasons, optimization of the performance of digital circuitry is in higher
priority than the analog in mixed-mode ICs. As the feature size of the devices continues to
scale down to accommodate greater circuit complexity in VLSI and to increase the operating2
speed, it becomes necessary to lower the power supply voltage. A power supply voltage
of 3.3 volts will apparently be a standard for next generation VLSI. The performance of
the analog part which is mainly implemented in the SC technique nowadays will be
degraded. SC circuits use voltage operational amplifiers which will eventually limit the
maximum operating frequency and the minimum power supply voltage. Hence, there is a
strong motivation to develop a new analog design technique which can adapt to this scaled
technologies.
Recently, there has been much interest in current-mode techniques[1][2][3][4] such as the
Switched-Current (SI) technique for analog sampled-data signal processing. In current-
mode circuits, currents instead of voltages are used to represent signals. This technique
provides some very important ingredients for future mixed-mode applications. It has a
lower power supply requirement and potentially higher operating speed. And unlike SC
circuits, it requires no linear floating capacitor, but simply MOSFETs. Therefore SI
circuits can be implemented in standard digital CMOS process and are thus fully compatible
with digital circuitry.
Similar to SC circuits, SI circuits suffer from a problem with clock- feedthrough effects. It
is due to the non-ideal characteristic of MOS switches. When the switches turn off, some
of the channel charge will be injected to the data holding node which in turn will cause an
error in the output current. There are other problems such as device size and threshold
voltage mismatches due to process variations. Channel-length modulation effects also
cause errors. These errors can be characterized by DC offset, AC gain error and harmonic
distortion and will be discussed in this thesis.3
Although several techniques have been proposed to solve the clock-feedthrough and
channel-length modulation problems, none of them has successfully eliminated DC offset,
AC gain errors and harmonic distortion due to the non-ideal behavior of the MOSFET.
In this thesis, a high-performance current mirror which offers many advantages over other
current mirrors is presented and a new clock-feedthrough cancellation technique is
proposed. The design procedures of SI filters are discussed and a five-pole lowpass
Chebyshev SI filter is implemented. Finally, a new emerging current-mode technique
called a dynamic current mirror or current copier which can overcome device mismatch
problems is described.
In chapter 2 the principle and basic building blocks of SI circuits for analog sampled-data
signal processing will be introduced. In chapter 3 the performance of SI track-and-hold
circuit is analyzed. In chapter 4, several existing clock-feedthrough cancellation techniques
are briefly described. A newly developed cancellation circuit is shown along with its
SPICE simulation. In chapter 5, design procedures for switched-current ladder filter are
described and a fifth order lowpass Chebyshev ladder filter which uses the proposed clock-
feedthrough cancellation circuit is designed and implemented in two-micron P-well CMOS
process by MOSIS. In chapter 6, the dynamic current mirror technique is described.
Finally, the conclusions are presented in chapter 7.4
CHAPTER 2.SWITCHED-CURRENT (SI) TECHNIQUE FOR ANALOG
SAMPLED-DATA SIGNAL PROCESSING
This chapter introduces several basic building blocks needed to perform sampled-data
signal processing; namely, inversion, summation, scaling, and delay. A differential SI
integrator is also built based on these functions.
2.1INVERTING, SUMMATION AND SCALING
The current mirror/amplifier shown in Fig. 1 can be used to perform the inversion,
summation and scaling operations. I is the DC bias current, i1 and i2 are input AC
signals, and A is the scale factor. As shown in Fig. 1, summation of ii and i2 can be
achieved by connecting both inputs to the diode-connected low impedance node. Loading
effects can be neglected if the input impedance is very small compared to the output
impedance. Cascode current mirror are actually used to satisfy this requirement.
Neglecting the channel length modulation effects, the current flowing into the drain of M1
(assuming saturation) is
KlI ,W Idsi = I + il + i2. Ids
, N2
-='--,li7 l v,
gsl- ,
NT
t) (2.1)
Assuming both M1 and M2 are perfectly matched, i.e. K'i= K'2 = K' and Vt1 = Vt2=
Vt, the drain-source current of Mi is scaled by A and mirrored to the drain of M2:
Ids2 = Aids 1= A(I + ii + i2) (2.2)
Applying Kirchoffs current law at the output node, the output current is therefore equal to
the inversion of the scaled sum of input signals,5
io + Ids2 -KI = 0 (2.3)
io+ Ka + ii + i2)KI = 0 (2.4)
io = -K(il + i2) (2.5)
Hence, the simple current mirror can perform functions such as inversion, summation and
scaling.
Fig. 1 A simple current mirror with a scale factor A
2.2 HALF-DELAY SI CIRCUIT
To delay the signal current we can insert a MOS switch between the gates of M1 and M2 of
the basic current mirror as shown in Fig. 2. This is a track-and-hold circuit. There are two
modes of operation: tracking and holding. When clock goes high, switch is closed, and the6
track-and-hold circuit can be replaced by a simple current mirror as in Fig. 1. Hence,
io(t)=-i(t) during this period. Here, the output is tracking the input when the switch is
closed.
When the clock goes low, the switch is opened, and the track-and-hold circuit can be
replaced by a equivalent circuit as in Fig. 3 The gate capacitance of M2 will store the
voltage just before the switch is opened which is Vgs(T/2) and hold it until the clock goes
high again. The output current will therefore have the value corresponding to Vgs(T/2)
during this period. This is the hold-mode operation.
In the mathematical form, operation of the SI T/H circuit is described as
,il(t)for 05_t<T/2
jo(t) = 1 ij (T/2) for T/2 t<T
Therefore, the circuit performs the track-and-hold functions.
(2.6)i
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Fig. 2 A half-delay SI circuit
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Fig. 3 An equivalent circuit when the clock is low
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2.3 FULL-DELAY CIRCUIT
By cascading two half-delay circuits and using two non-overlaying clocks, a full-delay SI
circuit can be implemented as shown in Fig. 4.
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The transfer function is
jo(rIT) = ii(nT-T)
or
io(n) = il(n-1)
if T=1.
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Fig. 4 A full-delay SI circuit
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2.4SWITCHED-CURRENT INTEGRATOR
By feeding the output signal from the second stage to the input of first stage as shown in
Fig. 5, the circuit performs the integrating function. To show that this is indeed the case,
we can break the feedback path and assume half-duty cycle clocks,
io(n) = A il(n -1) + A ign-1) - Ai2(n-2) (2.7)
(2.8)
(2.9)
B
i io(n) = A ii(n-1) + A A io(n -1)- Ai2(n-1)
io(n) = A il(n -1) + B io(n-1) A i2(n-)
Expressed in Z-domain,
jo(z) = A il(z) z-1+ B io(z) z-1 A i2(z) Z-1/2
A ii(z) z-1 - A i2(z) z-112
i0(z)
1B z-1
(2.10)
(2.11)
The first and second terms in the above expression correspond to Forward and Backward
Euler Z-domain integration respectively[5]. If B equals to 1, eqn. (2.11) represent a
lossless integration.Ml
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Fig. 5 A differential SI integrator
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CHAPTER 3.ANALYSIS OF THE PERFORMANCE OF SI TRACK-AND-
HOLD CIRCUITS
As we have seen in previous chapter, the SI track-and-hold circuit is the building block of a
integrator and the integrator is in turn a building block of a filter. Therefore, by analyzing
the SI T/H circuits, we can predict the performance of the integrator and thus the filter.
3.1 CHANNEL-LENGTH MODULATION EFFECTS
3.1.1Drain Voltage Variations
In our previous analysis of the basic SI T/H circuit, we assumed io(t) = -ii(t) during the
tracking operation. This is true to the first-order by ignoring drain voltage variations and
channel-length modulation effects. But if we take these effects into account, output signal
current will no longer be equal to the input signal current. Channel-length modulation
through drain voltage variation produces an error in the output signal current. The drain
current equation after including channel-length modulation becomes
K' W
Ids = T (--c) (Vgs-Vt)2 (1+ XVds) (3.1)
where K'= .tnCox,W
i s the aspect ratio, Vt is the threshold voltage, and X is the channel-
length modulation factor.
Assuming that M1 and M2 are matched devices with the same channel length modulation
factor, that is Vti=Vt2=Vt,Kl'= K2' =K' and Xi= X2, the drain-source currents of Ml
and M2 are thus,
K' W Idsl =1--- (4--_,)1 (Vgs1Vt)2 (1+ X,Vds1) (3.2)12
K' W Ids2 = T, (r)2 (Vgs2-Vt)2 (1+ A.Vds2) (3.3)
Rearranging the above expressions,
v1
2 Idsl (1 + XVds1)
gs = + Vt
K
,
(-1:)1
v 2
2 Ids2
(1W
XVds2)
gs = W + Vt
K'(f)2
During tracking mode, Vgsi=Vgs2. Hence,
X Ids2 Ids21 + Vds2
IdsiI111 + ?Vds1
(1 + 2 Vds2) (1?Vds1)
= 1+XVds2 XVds1X2 Vds 1Vds2
1 + XVds2 ?Vds1
(3.4)
(3.5)
(3.6)
(3.7)
(3.8)
(3.9)
...Ids2 ";--- [1 + X(Vds2-Vdsl)] (I -11) (3.10)
Applying Kirchoff's current law at the output node,
io = Ids2I
io ----' (X.Vds2A.Vdsl) I(1 + A.Vds2 ?Vds1) it
(3.11)
(3.12)
The first term in the above expression corresponds to the DC offset while the second term
corresponds to the AC gain error. Therefore different drain voltages of M1 and M2 result
in DC offset and AC gain errors of the output current. SPICE simulation results of the
simple current mirror are shown in Fig. 6. The bias current is implemented by a voltage
source and PMOS devices and all device sizes are
3011m
10p.mr
'
)
P14
3.1.2Loading Effects
Channel-length modulation effects cause serious errors in the output signal current, which
can be represented by the drain-source conductance. From our previous discussion of the
SI integrator, we know that we need to cascade two T/H stages to get a full-delay. Due to
the finite output conductance, error occurs when the output from previous stage is fed into
the next stage. Part of the circuit is shown in Fig. 7 and its corresponding DC small signal
equivalent circuit is shown in Fig. 8
0 0
M2 M3
Fig. 7 A interface stage to show loading effects--I-
Vgs2
11111
0
Ai
m2 Vgs2 gout
Fig. 8 DC small signal equivalent circuit
for circuit shown in Fig. 7.
The output conductance of the first stage is
gout = gds2
The input conductance of the second stage is
gin=gm3
Therefore the error current Ai is
Thus,
Ai 1
gout+gingout
Algoutgds2
igingm3
gin
15
(3.13)
(3.13)
(3.14)
(3.15)
which is typically in the order of 1/100 and gives about 1% gain error. Hence this simple
scheme which consists of only two transistors and a switch, produces an error which is
unacceptable for high accuracy applications. Therefore it is necessary to increase the output
to input resistance ratio to reduce loading effects and thus enable more ideal interconnection16
W 30pm of modules. SPICE simulation results are shown in Fig. 9. ForL, ,100 RA bias 10µm
current, and 20 RA signal current, the largest gain error, defined as
ii(t)-io(t)
. is about 3%. IROI (i i/pos)
I (io/pos)
30
20
10
20
0.0
e .
N.
N.
N.s
e
0.25 0.5
TIME
Fig. 9 SPICE simulation results to show loadingeffects.
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3.2 DEVICE MISMATCH
Device mismatch, or more specifically, mismatches in transconductance, K', device aspect
W ratios, L' and threshold voltage, Vt, is another problem for SI circuits. Since the current
mirror is the building block for SI circuits, any mismatch in these device parameters causes
errors in the output currents. It has been shown that these device parameter mismatches
introduce both AC gain errors and DC offset. In addition to AC gain error and DC offset, a
threshold voltage mismatch also causes a harmonic distortion. Several layout strategies
such as unit-cell and common-centroid approaches can be used to alleviate this problem.
With the present circuit configuration which uses the current mirror as a basic block, device
mismatches are never eliminated. A newly introduced current-mode technique called
dynamic current mirrors which inherently overcome this problem will be described in
chapter 6.
3.3 CLOCK-FEEDTHROUGH EFFECTS
Clock-feedthrough effects are a major limitation to the accuracy of sampled-data circuits
like switched-capacitors and switched-currents. Clock-feedthrough is due to the non-ideal
characteristics of MOS switches[6]. There has been extensive research trying to eliminate
this problem in SI circuits[8][9], but none of the existing techniques can successfully
cancel these errors. Several existing schemes for clock-feedthrough cancellation will be
described in next chapter.
First, we briefly explain the clock-feedthrough effects. The circuit shown in Fig. 10 is a
simple T/H SI circuit with parasitic capacitors of a MOS switch explicitly shown. We19
know that when the clock is high, switching transistor is made conductive by attracting
mobile carriers to form a channel between source and drain. By contrast, when the clock is
low, these mobile carriers have to be released from the channel into source and drain ends.
So, a fraction of the charge Aq is injected to the data-holding node, the gate capacitance of
M2, which causes an error in the stored signal voltage. The error voltage is
Av±4--
Cgs2
This small-signal error voltage causes error output current correspondingly
(3.16)
Ai = gm2 Av (3.17)
Another clock-feedthrough error is due to the coupling of the parasitic capacitor, Cgds, of
the MOS switch to the gate capacitor of M2, Cgs2. During the negative clock-transition,
this voltage divider path will induce an error onto the data-holding node and eventually
cause an error in output signal current. For a minimum size MOS switch the second effect
is usually small compare to first one. SPICE simulation results of the simple SI T/H circuit
are shown in Fig. 11. The bias currents are 100 µA and all device sizes are chosen to be
301im
10gm.Signal current is 50 µA peak for a 1 kHz sine wave with the clock frequency of 20
kHz, the largest gain error is about 10 %.
Although extensive study on clock-feedthrough cancellation techniques has been done,
none of the existing techniques can totally cancel this effect. In next chapter those
techniques will be described along with their SPICE simulation results. Also a new clock-
feed through cancellation technique which will essentially eliminate this problem is
proposed.20
i1
c
M1
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CLK
1:1
Cgds
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Fig. 10 A simple SI T/H circuit with gate overlap capacitance explicitly shown.I (io/Pos)
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Fig. 11 SPICE simulation results to show clock-feedthrough effects. N22
CHAPTER 4. IMPROVED SWITCHED-CURRENT CIRCUITS
4.1 DEVELOPMENT IN REDUCING CLOCK-FEEDTHROUGH AND
CHANNEL-LENGTH MODULATION EFFECTS
As discussed in the previous chapter, two limitations on the accuracy of SI circuits are
clock-feedthrough and channel-length modulation effects. There have been several clock-
feedthrough cancellation techniques proposed. We will discuss each one of them and show
their SPICE simulation results.
4.1.1"Dummy Switch" Technique
The circuit shown in Fig. 12 is a so-called "dummy switch" technique[7]. It uses an extra
MOS switch and a complementary clock. The idea is to turn on the dummy switch and
absorb the excess carriers which are released from the channel of main switch when it is
turned off. The accuracy of this charge compensation technique is therefore ultimately
limited by the timing of the clocks and the matching between the two switch transistors. It
is clear from the SPICE simulation results in Fig. 13 that this technique is not very effective
for the above reasons.i1
VCC
M1
CLK CLK
Sii S2
1 : 1
I
Fig. 12 "Dummy switch" technique.
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Fig. 13 SPICE simulation results of "Dummy Switch"technique.25
4.1.2Replica Current Mirror Technique
The replica circuit cancellation technique is illustrated in Fig. 14 [8]. The idea is to generate
a clock-feedthrough current component by a replica current mirror, and through the
mirroring action, cancel another clock-feedthrough induced current component which is
generated by the memory cell. Fig. 15 shows the SPICE simulation results of this
technique. The disadvantage of this technique is that it cancels only the signal-independent
clock-feedthrough component. That is, it eliminates only the DC error caused by clock-
feedthrough effects and leaves harmonic distortion and gain errors unchanged.
vccT
I
M3
CLK
S1
M5
I
CLK
iS21____H
M6
M2
Fig. 14 Replica current mirror technique
ioTIME
Fig. 15 SPICE simulation results of replica current mirror technique.27
4.1.3Another Clock-Feedthrough Cancellation Technique
To eliminate the signal-dependent clock-feedthrough current component, another technique
has been proposed and is illustrated in Fig. 16 [9].
The circuit operates as follows:
During track-mode, both switches are closed. The drain current of M1 is
.K' ,W..,,,N, N2 Idsi=1+11=TT-Avgsi-vt) (4.1)
Assume matched devices and no loss in gain during mirroring action. The drain current of
M3, I +il, is first mirrored to the drain of M5 and then M6. The drain current of M4 is
2(I +il). Applying KCL at output node,
IIsd6Ids4io = 0
I(I + ii)2(I+ii).- io = 0
(4.2)
(4.3)
io = -il (4.4)
Therefore the output current tracks the input current.
During hold-mode, both switches are opened. Assume channel charges exiting from the
source and drain terminal of both switches are equal. Thus, when the clock is low, there is
a charge Aq injected from S2 onto the gate capacitance of M4. The same amount of charge
is also injected from Si and S2 onto the gate capacitance of M3. The corresponding
increment in the gate voltage is therefore
AVgs4 = Av 2C=
AV
2Aq
-s3 = g = 2Av
(4.5)
(4.6)The drain current of M3 is now
K' W
Ids3 = 2 (r) (VgslVt + 2Av)2
The drain current of M4 is
K' W
Ids4 = 27 2(r) (Vgsl -Vt -Av)2
28
(4.7)
(4.8)
Apply KCL at output node,
Isd6 + IIds4io = Isd3 + IIds4i0=0 (4.9)
io = Ids6 + IIds4 (4.10)
'
io =
K
-2----(1W-) (vgsiVt + 2Av)2 + I-TIC 2(W)(Vgsi -Vt -Av)2 (4.11)
. K2-
W
10 =(r) (VgslVt)2 +--2-1((1-W) Av2 + I (4.12)
W
jo=-(I+11)+-27(4)Av
2+I (4.13)
, .K' W
lo =11 +-2- (r) Av
2
(4.14)
Since the clock-feedthrough induced voltage, Av, is signal dependent, this technique
cannot successfully eliminates DC offset, AC gain error and harmonic distortion of clock-
feedthrough effects. SPICE simulation results are shown in Fig.17.i
29
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Fig. 16 Another clock-feedthrough cancellation techniqueI (io/pos)
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Fig. 17 SPICE simulation results of the circuit shown in Fig. 16.
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4.1.4Cascode Current Mirror
As mentioned early, one of the factors which limits the accuracy of the simple current
memory cell is channel-length modulation. Channel-length modulation through drain
voltage variations gives an AC gain error and DC offset current. A relatively low output to
input resistance ratio does not allow lossless interconnection of modules. To alleviate this
problem, a cascode or some other high performance current source can be used. The high-
swing cascode current mirror, Fig. 18, was used to replace the simple current memory cell
for all the circuits introduced above. Its input resistance is approximately equal to1.Its
gm
output resistance is
rout = rds2rds4rds2 gm4 rds4 (4.15)
rds2 (gm4 rds4) (4.16)
This is an increase of about two orders of magnitude as compared with the simple current
mirror. The resulting gain error due to loading effect is less than 0.01%. The drain current
also becomes less sensitive to drain voltage variation and thus negligible errors.
ii
M3-4
M1
1
Vb
vc
I
M4
M2
Fig. 18 High-swing cascode current mirror.
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4.2 THE PROPOSED ACCURACY IMPROVEMENT SI CIRCUITS
4.2.1 An Enhancement Current Mirror
Since a current mirror is the basic building block for SI circuits, it is very important to
assure no gain loss during mirroring action. In our previous analysis of clock-feedthrough
cancellation circuits, drain voltage variation was ignored. That is, only the first-order
equation was used to characterize the output current of MOSFET devices. When drain
voltage variation is taken into account, the drain current equation will be,
K' W Ids =2(r) (Vgs Vt)2 (1+ 1,Vds) (4.18)
Therefore the errors in previous clock-feedthrough cancellation circuits would be more
severe than preiously predicted. These errors will also accumulate through the rest of the
stages and this is not acceptable for high accuracy filter applications.
To correct the aforementioned problem, a regulated-cascode current mirror[1], Fig. 19,is
used to replace the high-swing cascode current source.33
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Fig. 19 Regulated-cascode current mirror.
The circuit operation is as follows: The drain voltage of Ml(M2) is fixed by the gate
voltage of M3(M4), Vgs3(Vgs4), by means of a negative feedback loop comprising M3
and M5 (M4 and M6). Assuming that all transistors operate in the saturation region, the
input resistance is approximately equal to 1/gm. The output resistance is
rout = rds2 + rds6 + rds2 gm6 rds6 (gm4 rds4 + 1) (4.19)
rds2 (gm6 rds6) (gm4 rds4) (4.20)
As compared to a high-swing cascode current source, the output impedance of regulated
cascode current source is increased via both passive negative feedback through M6 and
active negative feedback through the common-source amplifier transistor M4. Hence, due
to the extra voltage gain of M4, the output impedance of regulated cascode current source is
(gm4 rds4) times larger than that of a high-swing cascode current source while it maintains
the same current signal swing as before. The current gain error due to the loading effect is
therefore reduced to a negligible value.34
The output resistance of regulated cascode can be further improved by connecting the bulk
of M6 to ground. The output resistance is now given by
routrds2 [(gm6girths& rds6] (gm4 rds4) (4.21)
Besides maintaining constant drain voltage of the mirroring and mirrored transistors,
another salient feature of the regulated cascode current source is that eventhough M6 is
operated in the linear region, the output resistance is still as high as that of a high-swing
cascode current source. Hence, this feature enables lossless interconnection of modules as
well as higher signal swing.
4.2.2Regulated-Cascode T/H Circuit
The extremely high gain of the loop, M4-M6,provides an opportunity to operate the
memory transistor in linear region. By operating M4 in linear region, the error output
current due to the clock-feedthrough effect can be reduced considerably while maintaining a
similar output resistance as that of a high-swing cascode. The circuit shown in Fig. 22 is a
regulated-cascode track-and-hold circuit.35
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Fig. 20 Regulated-cascode T/H circuit.
If M2 M2 is operated in linear region, its transconductance is
K' W
gm = -27 (r) Vds2 (4.22)
whereVds2is a constant voltage fixed by the gate voltage,Vgs4,of M4.
If the clock-feedthrough induced voltage on the gate capacitance ofM2is Av, the
corresponding output current will be
Aio = gm Av (4.23)
K' W
=---f (17) Vds2 Av (4.24)
Therefore, if we can use some other circuits like adaptive clock circuit[10] to make Av a
constant value, the clock-feedthrough induced error in the output current is just a small
constant DC offset.36
If this is still not an acceptable error, another better cancellation circuit which basically
eliminates the clock-feedthrough and drain voltage variation problems is shown in Fig. 21.
Again, there are two phases of operation.
During phase I, the switches are closed, and the input current, I+ii, is mirrored to M2 and
then through M10, mirrored to M11. The drain current of M3 is 2(I+ii). Applying KCL
at the output node,
ioIds3 I = 0 (4.25)
io = I + IsdllIds3 = I + (I + i1)2(1 + il) (4.26)
io = (4.27)
So the output signal current tracks the input signal current. Since the drain voltages of
mirroring transistors (M1 and M10) and memory/mirrored transistors (M2, M3 and MI I)
are fixed to a constant value, drain voltage variation is also eliminated, and therefore there
is almost no gain loss during mirroring action.
During phase II, the switches are opened. Assume that the channel charges are equally
distributed to the source and drain terminals. (This is true regardless of the loading at high
clock frequencies[6][7]. This is also a better assumption than in the one in the previously
proposed cancellation circuit since now only the drain terminals of the MOS switches are
connected to the data-holding capacitors.) So the switch induced error voltages AVgs3 and
AVgs2 on M2 and M3 are,
ZA_
AVgs3 =2CAv
AVgs2 = C = 2Av
(4.28)
(4.29)Applying the current equation of MOSFET in linear region,
2
2 K' W Vds Ids2 = Isdll=(f) l (Vgs Vt + 2Av)Vds2l
2
Ids3 =T L(f)l ( gst + nv) v ds
Vds,
where Vds=Vds2=Vds3.
Applying KCL at the output node,
io + Ids3Isdi 1I = 0
ds2
2
id+ T
K'2(r
W
) [ (vgs vt + Avw
V
ds2]
s2
27
K' W(r) [ (vgs vt + 2Av)vdsVd
2 1I = 0
37
(4.30)
(4.31)
(4.32)
(4.33)
2 K' W
io = I T (y) l (Vgs Vt)Vds
Vd
2
s
l (4.34)
jo=i-(I-Fil) (4.35)
io = -il (4.36)
Therefore this scheme totally eliminates the clock-feedthrough and channel-length
modulation effects. SPICE simulation results are shown in Fig. 22.
In next chapter, a five-pole lowpass ladder filter is designed and implemented using this
cancellation circuit.Vcc
5
Fig. 21 The proposed clock- feedthrough cancellation circuit.I (io/pos)
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Fig. 22 SPICE simulation results of the proposed clock-feedthrough cancellation
circuit40
CHAPTER 5. DESIGN OF A SI LADDER FILTER
As discussed in chapter2.4,an integrator is formed by cascading two T/H stages. An SI
differential integrator which uses the proposed clock-feedthrough cancellation technique is
shown in Fig.23.Its current transfer function is
i(Z) Z-1i2(z)Z-112
i0(Z)A (1z-1)
(5.1)
One form of the switched-capacitor (SC) differential integrator is shown in Fig.24.Its
voltage transfer function is
Cu (vi(z) z-1 -v2(z) z-112)
Vo(Z)
Ci 1z-1
(5.2)
It is evident that there is a direct one-to-one relation between these two transfer functions
with
Cu
A
Ci
(5.3)
Therefore all SC filter synthesis techniques can be applied to SI filters[11][12][13]. The
signal flow graph synthesis technique for SC ladder filter is based on simulating the low-
sensitivity response of a passive doubly-terminated LC prototype to design a five-pole
lowpass SI ladder filter.
A fifth-order doubly-terminated lowpass LCR prototype circuit is shown in Fig.25.The
filter is designed for a 5 kHz cutoff frequency with 0.1 dB passband ripple and a sampling
frequency of 128 kHz. The element values which meet these specifications areC1=C5=1.3013, L2=L4=1.5559, and C3=2.2411. The response of the filter can be
determined by state variables V 1, 12, V3, 14, V5, and yin which are related by these
equations
1,Vinyl
V1SC1 RSRS
in)
12 (v1V3)
V3sC3(1214)
sI4(V3 V5)
V5 = sC5 (1415)
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(5.4)
(5.5)
(5.6)
(5.7)
(5.8)
A scaling resistor (set to 1S2 for convenience) is used to transform all voltage variables to
current variables. The above equations now become
sCl(lin' 12)
12sL2(il13 )
13
,
sC3 (1214)
14sL4(1315 )
15sC5 (1415)
(5.9)
(5.10)
(5.11)
(5.12)
(5.13)
A block diagram of the filter is shown in Fig. 26. The integrator scale factor A can be
found bywc Al
fs Xi
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(5.14)
where WC is the designed cutoff frequency, fs is the sampling frequency, and Xi is the
capacitance/inductance of ith component.
The integrator scale factors are calculated as: A i=A5=0.188609, A2=A4.15775, and
A3=0.188609.
Layout for this filter has been done and it will be fabricated in a two-micron P-well
standard digital CMOS process. A portion of the layout for one of the integrators is
shown in Fig. 27.Fig. 23 An SI differential integrator based on the proposed circuit.
oV1
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CLK1 CLK2
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V2
Fig. 24 A SC differential integrator.
4445
Fig. 25 A fifth-order lowpass doubly-terminated LC prototype.
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Fig. 26 A block diagram of a fifth order lowpass SI ladder filter.
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Fig. 27 A portion of the layout for one of the integrators.47
CHAPTER 6. DYNAMIC CURRENT MIRROR TECHNIQUE
Since SI circuits utilize a conventional static current mirror (or simply a current mirror) as a
building block, the achievable precision is eventually limited by the matching of transistors.
Even though some layout strategies can alleviate the problem, it is still unlikely to be
eliminated as long as current mirrors are used. Therefore, a better circuit technique is
needed to resolve this dilemma. The dynamic current mirror or current copier is a newly
developed technique that eliminates completely the distortion due to device mismatches in
the current mirror[14][15]. As shown in Fig. 28, it uses only one transistor to store and
deliver the input current by means of the appropriate clocking. Hence, this technique is
inherently immune to device mismatch. The timing of the clocks is shown in Fig. 29.
The operation of this memory cell is as follows:
During phase I, switches Si and S2 are closed, and S3 is opened. M1 serves as the input
transistor of a current mirror as it is diode-connected. The gate capacitance of Ml is
charged to a voltage corresponding to the sum of the input signal and bias current, I+ii.
During phase II, switch S3 is closed, and Si, S2 are opened. The drain of M1 is
disconnected from the gate and thus serves as the output transistor of a current mirror. It
sinks the output current which is corresponding to the input current sampled at the end of
Phase I. Therefore this simple scheme stores and reproduces the signal current without
introducing any matching problem.VC C
Fig. 28 A simple dynamic current memory cell
S2
S1
S3
Fig. 29 Timing of clocks, S1, S2, and S3.
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By using this basic memory cell, higher level functional blocks can be built. A full-delay
cell is shown in Fig. 30.49
S2
S1
(n) =ii (n-1)
VCC
Fig. 30 A non-inverting full-delay dynamic current memory cell.
An integrator based on this technique is shown in Fig. 31.
io
Fig. 31 A non-inverting (inverting) delaying (delay-free) dynamic current
mirror integrator.The integrators shown in Fig. 31 can be simplified as shown in Fig. 32.
S2
S1 (S3)
VCC
M1 M2
1:1
S4
1 A
M3
10
Fig. 32 A simplified scheme of a dynamic current mirror integrator.
The circuit with the clock phases shown (without parentheses) is a non-inverting delay
integrator. Its transfer function is
jo(z) z-1 H(z) A _1
(z)
50
(7.1)
The circuit with the clock phase shown in parentheses is an inverting delay-free integrator.
Its transfer function is
io(z) 1 H(z) A
(1 z-1) (7.2)51
A differential integrator based on this technique is shown in Fig. 33. Its transfer function
is
il(z) z-1i2(z) z-1/2
jo(z)A (1 - z-1)
Fig. 33 A differential dynamic current mirror integrator.
io
(7.3)
As we can see from the integrator circuit shown in Figs. 32, 33, a conventional current
mirror is still needed to provide the integrator scale factor. Therefore, device mismatch is
not totally eliminated in this circuit. Besides, the dynamic current mirror also suffers from
clock-feedthrough and channel-length modulation effects as do switched-current circuits.
These problems can be overcome by the previously described technique. Specifically, the
regulated cascode current source is used to replace the single transistor cell. The circuit
shown in Fig. 34 is a regulated cascode current memory cell. Subsequent blocks such as
the full-delay cell and integrators can be built based on the same configurations as in Figs.52
30-32. As discussed in chapter 4, by operating the memory transistor in the linear region,
the clock-feedthrough induced error appears in output current as only a small offset. This
error can be further reduced by using a capacitive attenuator as shown in Fig. 35. The
switching-off sequence is S2-,S2>S1. When S2 is first opened, a clock-feedthrough
induced error voltage injected to the gate capacitance of Ml. Due to the negative feedback
loop comprising Ml-M2-M3-S1-S2', the gate voltage of M1 is forced to a value
corresponding to I+ii. The extremely high loop gain of M2-M3 also reduces the settling
time needed to restore the gate voltage of M1 to a value corresponding to input current as
compared to simple current source or cascode current source. This feature helps to increase
the allowable clock frequency. Next, when S2' is opened, an error voltage, Av, is injected
to Cl. But due to a capacitive voltage divider path formed by C2 and Cgsl, the error
voltage on Vgsl, Avl, is greatly attenuated to
C2
AvlC2+Cgs1 (7.4)
For a Cgsl to C2 ratio of 10:1, the reduction of clock-feedthrough voltage is about 90%.
Also, because of the high loop gain of M3-M4, the error in the output current due to the
voltage variations during storing and copying period at the input/output node is
substantially reduced.53
10
Fig. 34 Regulated-cascode dynamic current memory cell.
10
Fig. 35 Improved regulated-cascode dynamic current memory cell.54
CHAPTER 7.CONCLUSION
In this thesis, switched-current (SI) circuit techniques have been explored. The basic
building blocks, as well as the limitations of SI circuits have been investigated. A newly
developed SI circuit which substantially reduces the clock-feedthrough and channel-length
modulation effects has been proposed. Based on the proposed circuit, a fifth-order SI
lowpass Chebyshev ladder filter has been designed and fabricated in a 2-micron P-well
standard digital CMOS process. Another emerging current-mode technique, dynamic
current mirrors or current copiers, has been introduced. An improved dynamic current
mirror cell has been developed and the schemes for dynamic current mirror-based
integrators have been shown. Since this technique is inherently immune to mismatch
problems, it is likely to be the future current-mode technique for sampled-data signal
processing. Therefore, future study should be focused on eliminating clock-feedthrough
effects in the dynamic current mirror circuits.55
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